




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



<u>Pad</u>	<u>Function</u>
1	Out 1
2	Hyst 1
3	Set 1
4	GND
5	Hyst 2
6	Set 2
7	Out 2
8	V+

Topside Metal: Al
 Backside: Si
 Backside Potential: V+
 Mask Ref: D
 Bond Pads (Mils): 4 x 4

APPROVED BY:
 MFG: Intersil

DIE SIZE (Mils): 76 x 65
 THICKNESS: 12

DATE: 1/19/01
 P/N: ICL7665S

DG 10.1.2
 Rev A 3-4-99

ATTN: HAWES
 WESTOFF